Traducir registre à décalage de francés a inglés

– A circuit in which all bits are shifted one position at each clock cycle. It can be either linear (a bit is inserted at one end and "lost" at the other during each cycle) or it can be cyclic or looped (the "lost" bit is inserted back at the beginning). ¹